Contemporary Logic Design / Edition 2

Contemporary Logic Design / Edition 2

by Randy Katz
ISBN-10:
0201308576
ISBN-13:
2900201308579
Pub. Date:
12/15/2004
Publisher:
Contemporary Logic Design / Edition 2

Contemporary Logic Design / Edition 2

by Randy Katz
$205.91
Current price is , Original price is $293.32. You
$293.32 
  • SHIP THIS ITEM
    This Item is Not Available
  • PICK UP IN STORE
    Check Availability at Nearby Stores
$205.91  $293.32 Save 30% Current price is $205.91, Original price is $293.32. You Save 30%.
  • SHIP THIS ITEM

    Temporarily Out of Stock Online

    Please check back later for updated availability.

    Note: Access code and/or supplemental material are not guaranteed to be included with used textbook.

This Item is Not Available


Overview

The book provides comprehensive coverage of programmable logic, including ROMs, PALs, and PLAs. A Practical Matters section concludes most chapters, which ties theory to practice and explains design technologies in detail. To synthesize the text coverage of combinational and sequential design methods, the author uses a detailed case study of a simple processor design in the final two chapters.

The text introduces readers to a wide range of software tools, including schematic capture, logic simulation and Boolean minimization, and demonstrates how they fit into the hardware design process. The author also encourages hands-on experimentation with software tools such as LogicWorks to bolster the reader's understanding of practical design methods.


Product Details

ISBN-13: 2900201308579
Publication date: 12/15/2004
Pages: 608
Product dimensions: 6.00(w) x 1.25(h) x 9.00(d)

About the Author

Randy Katz received his undergraduate degree from Cornell University, and his M.S. and Ph.D. degrees from the University of California, Berkeley. He joined the faculty at Berkeley in 1983, where he is now the United Microelectronics Corporation Distinguished Professor in Electrical Engineering and Computer Science. He is a Fellow of the ACM and the IEEE, and a member of the National Academy of Engineering and the American Academy of Arts and Sciences. He has published over 230 refereed technical papers, book chapters, and books. He has won numerous awards, including 12 best paper awards, one "test of time" paper award, three best presentation awards, the Outstanding Alumni Award of the Computer Science Division, the CRA Outstanding Service Award, the Berkeley Distinguished Teaching Award, the Air Force Exceptional Civilian Service Decoration, The IEEE Reynolds Johnson Information Storage Award, the ASEE Frederic E. Terman Award, and the ACM Karl V. Karlstrom Outstanding Educator Award. With colleagues at Berkeley, he developed the terminology of and early prototypes for Redundant Arrays of Inexpensive Disks (RAID;. While on leave for government service in 1993-1994, he established whitehouse.gov and connected the White House to the Internet.

Gaetano Borriello is a Professor of Computer Science & Engineering at the University of Washington in Seattle. He received his undergraduate degree from the Polytechnic University, his M.S. degree from Stanford University, and his Ph.D. degree from the University of California, Berkeley. Prior to Berkeley he was a member of the research staff at Xerox's Palo Alto Research Center, where he was one of the designers of the first single-chip integrated Ethernet controller. He joined the faculty at UW in 1988 and received a Distinguished Teaching Award for his contributions in establishing the Computer Engineering undergraduate degree program. His research interests are in the design of ubiquitous computing technologies, the design of the embedded systems that connect the physical and virtual worlds, in the use of wireless sensors to infer human activities, and in creating applications that automatically adapt to their user's context. He is the founding director of Intel Research Seattle, a research laboratory focusing on new technologies and usage models for ubiquitous computing.

Table of Contents

1. Introduction.
The Process of Design. Digital Hardware Systems. Multiple Representations of a Digital Design Rapid. Electronic System Prototyping.

2. Two-Level Combinational Logic.
Logic Functions and Switches. Gate Logic. Two-Level Simplification. CAD Tools for Simplification. Practical Matters.

3. Multilevel Combinational Logic.
Multilevel Logic. CAD Tools for Multilevel Logic Synthesis. Time Response in Combinational Networks. Hazards/Glitches and How to Avoid Them. Practical Matters.

4. Programmable And Steering Logic.
Programmable Arrays of Logic Gates. Beyond Simple Logic Gates. Combinational Logic. Word Problems. Case Study: A Simple Process Line Control Problem. Case Study: BCD-to-Seven-Segment Display Controller. Case Study: A Logic Function Unit Case Study: An Eight-Input. Barrel Shifter.

5. Arithmetic Circuits.
Number Systems. Networks for Binary Addition. Arithmetic Logic Unit Design. BCD Addition. Combinational Multiplier Case Study: An 8 by 8 Bit Multiplier.

6. Sequential Logic Design.
Sequential Switching Networks. Timing Methodologies. Realizing Circuits with Different Kinds of Flip-Flops. Metastability and Asynchronous Inputs. Self- Timed and Speed-Independent Circuits. Practical Matters.

7. Sequential Logic.
Case Studies Kinds of Registers and Counters.Counter Design Procedure. Self-Starting Counters. Implementation with Different Kinds of Flip-Flops. Asynchronous Versus Synchronous Counters. Random Access Memories.

8. Finite State Machine Design.
The Concept of the State Machine. Basic Design Approach. Alternative State Machine Representations. Moore and Mealy Machine Design Procedure. Finite State Machine Word Problems.

9. Finite State Machine Optimization.
Motivation for Optimization State. Minimization/Reduction State Assignment. Choice of Flip-Flops. Finite State Machine Partitioning.

10. Finite State Machine Implementation.
FSM Design with Programmable Logic. FSM Design with Counters. FSM Design with More Sophisticated Programmable Logic. Devices. Case Study: Traffic Light Controller.

11. Computer Organization.
Structure of a Computer. Busing Strategies. Finite State Machines for Simple CPUs.

12. Controller Implementation.
Random Logic. Time State (Divide & Conquer). Jump Counter Branch Sequencers. Microprogramming.

Appendix A: Number Systems.
Appendix B: Basic Electronic Components.
From the B&N Reads Blog

Customer Reviews