Synchronous Precharge Logic

by Marek Smoszna

Overview

Precharge logic is used by a variety of industries in applications where processor speed is the primary goal, such as VLSI (very large systems integration) applications. Also called dynamic logic, this type of design uses a clock to synchronize instructions in circuits. This comprehensive book covers the challenges faced by designers when using this logic style, including logic basics, timing, noise considerations, alternative topologies and more. In addition advanced topics such as skew tolerant design are covered in some detail. Overall this is a comprehensive view of precharge logic, which should be useful to graduate students and designers in the field alike. It might also be considered as a supplemental title for courses covering VLSI.

• Comprehensive guide to precharge logic
• Explains both the advantages and disadvantages to help engineers decide when to utilize precharge logic
• Useful for engineers in a variety of industries

Product Details

ISBN-13:	9780123985279
Publisher:	Morgan Kaufmann Publishers
Publication date:	09/10/2012
Pages:	112
Product dimensions:	5.90(w) x 8.80(h) x 0.40(d)

About the Author

Marek Smoszna is a memory design engineer at NVIDIA Corporation. He was born in Poland in 1972. He received his BS and MS in electrical engineering from Rensselaer Polytechnic Institute in 1995 and 1996, respectively. He holds two patents in the area of memory design with several other patent applications filed. His interests include high speed circuit and memory design. When not doing circuit design he can be found with his children at the beach.

Table of Contents

1. Precharge Logic Basics
2. Timing
3. Transistor Sizing
4. Noise Tolerance
5. Topology Considerations
6. Other Precharge Logic Styles
7. Clocked Set-Reset Latches
8. Layout Considerations
9. Appendix: Logical Effort
10. References