A critical step in the design of a DSP system is to identify for each of its components (DSP kernels) an implementation architecture that provides the desired degree of flexibility/programmability and optimises the area-delay-power parameters. The book covers the entire solution space comprising both hardware multiplier-based and multiplex-less architectures that offer varying degrees of programmability. For each of the implementation styles, several algorithmic and architectural transformations are proposed so as to optimally implement weighted-sum based DSP kernels over the area-display-power space. VLSI Synthesis of DSP Kernels presents the following:
• Six different target implementation styles -
• Programmable DSP-based implementation;
• Programmable processors with no dedicated hardware multiplier;
• Implementation using hardware multiplier(s) and adder(s);
• Distributed Arithmetic (DA)-based implementation;
• Residue Number System (RNS)-based implementation; and
• Multiplier-less implementation (using adders and shifters) for fixed coefficient DSP kernels.
• For each of the implementation styles, description and analysis of several algorithmic and architectural transformations aimed at one or more of reduced area, higher performance and low power;
• Automated and semi-automated techniques for applying each of these transformations; and
• Classification of the transformations based on the properties that they exploit and their encapsulation in a design framework. A methodology that uses the framework to systematically explore the application of these transformations depending on the characteristics of the algorithm and the target implementation style.
VLSI Synthesis of DSP Kernels is essential reading for designers of both hardware- and software-based DSP systems, developers of IP modules for DSP applications, EDA tools developers, researchers and managers interested in getting a comprehensive overview of current trends and future challenges in optimal implementations of DSP kernels. It will also be suitable for graduate students specialising in the area of VLSI Digital Signal Processing.
"1101513908"
• Six different target implementation styles -
• Programmable DSP-based implementation;
• Programmable processors with no dedicated hardware multiplier;
• Implementation using hardware multiplier(s) and adder(s);
• Distributed Arithmetic (DA)-based implementation;
• Residue Number System (RNS)-based implementation; and
• Multiplier-less implementation (using adders and shifters) for fixed coefficient DSP kernels.
• For each of the implementation styles, description and analysis of several algorithmic and architectural transformations aimed at one or more of reduced area, higher performance and low power;
• Automated and semi-automated techniques for applying each of these transformations; and
• Classification of the transformations based on the properties that they exploit and their encapsulation in a design framework. A methodology that uses the framework to systematically explore the application of these transformations depending on the characteristics of the algorithm and the target implementation style.
VLSI Synthesis of DSP Kernels is essential reading for designers of both hardware- and software-based DSP systems, developers of IP modules for DSP applications, EDA tools developers, researchers and managers interested in getting a comprehensive overview of current trends and future challenges in optimal implementations of DSP kernels. It will also be suitable for graduate students specialising in the area of VLSI Digital Signal Processing.
VLSI Synthesis of DSP Kernels: Algorithmic and Architectural Transformations
A critical step in the design of a DSP system is to identify for each of its components (DSP kernels) an implementation architecture that provides the desired degree of flexibility/programmability and optimises the area-delay-power parameters. The book covers the entire solution space comprising both hardware multiplier-based and multiplex-less architectures that offer varying degrees of programmability. For each of the implementation styles, several algorithmic and architectural transformations are proposed so as to optimally implement weighted-sum based DSP kernels over the area-display-power space. VLSI Synthesis of DSP Kernels presents the following:
• Six different target implementation styles -
• Programmable DSP-based implementation;
• Programmable processors with no dedicated hardware multiplier;
• Implementation using hardware multiplier(s) and adder(s);
• Distributed Arithmetic (DA)-based implementation;
• Residue Number System (RNS)-based implementation; and
• Multiplier-less implementation (using adders and shifters) for fixed coefficient DSP kernels.
• For each of the implementation styles, description and analysis of several algorithmic and architectural transformations aimed at one or more of reduced area, higher performance and low power;
• Automated and semi-automated techniques for applying each of these transformations; and
• Classification of the transformations based on the properties that they exploit and their encapsulation in a design framework. A methodology that uses the framework to systematically explore the application of these transformations depending on the characteristics of the algorithm and the target implementation style.
VLSI Synthesis of DSP Kernels is essential reading for designers of both hardware- and software-based DSP systems, developers of IP modules for DSP applications, EDA tools developers, researchers and managers interested in getting a comprehensive overview of current trends and future challenges in optimal implementations of DSP kernels. It will also be suitable for graduate students specialising in the area of VLSI Digital Signal Processing.
• Six different target implementation styles -
• Programmable DSP-based implementation;
• Programmable processors with no dedicated hardware multiplier;
• Implementation using hardware multiplier(s) and adder(s);
• Distributed Arithmetic (DA)-based implementation;
• Residue Number System (RNS)-based implementation; and
• Multiplier-less implementation (using adders and shifters) for fixed coefficient DSP kernels.
• For each of the implementation styles, description and analysis of several algorithmic and architectural transformations aimed at one or more of reduced area, higher performance and low power;
• Automated and semi-automated techniques for applying each of these transformations; and
• Classification of the transformations based on the properties that they exploit and their encapsulation in a design framework. A methodology that uses the framework to systematically explore the application of these transformations depending on the characteristics of the algorithm and the target implementation style.
VLSI Synthesis of DSP Kernels is essential reading for designers of both hardware- and software-based DSP systems, developers of IP modules for DSP applications, EDA tools developers, researchers and managers interested in getting a comprehensive overview of current trends and future challenges in optimal implementations of DSP kernels. It will also be suitable for graduate students specialising in the area of VLSI Digital Signal Processing.
169.99
In Stock
5
1
VLSI Synthesis of DSP Kernels: Algorithmic and Architectural Transformations
210
VLSI Synthesis of DSP Kernels: Algorithmic and Architectural Transformations
210Paperback(Softcover reprint of hardcover 1st ed. 2001)
$169.99
169.99
In Stock
Product Details
| ISBN-13: | 9781441949042 |
|---|---|
| Publisher: | Springer US |
| Publication date: | 12/03/2010 |
| Edition description: | Softcover reprint of hardcover 1st ed. 2001 |
| Pages: | 210 |
| Product dimensions: | 6.10(w) x 9.25(h) x 0.02(d) |
From the B&N Reads Blog